Cesnet Liberouter
  • Projects
  • Liberouter
  • Scampi
  • FlowMon
  • NIC
  • NIFIC
  • IDS
  • NetCOPE
  • VHDL design
  • System software
  • Testing
  • Formal verification
  • Netopeer
  • Documents
  • Our hardware
  • Card Availability
  • Our partners
Main page -> VHDL
InfoHW sectionSW sectionAddr spaceInterfaceVersions

Author: Jan Korenek


Liberouter control component integrates ID component and some more features for design control like SW reset and IRQ handling.

Subcomponents:

  • Design Identification
    Identification component is small component which is used to detect design inside FPGA. It contain project identification, design version, version of SW interface and string identification. Informations are stored inside registers which are accessible through dedicated interface. Identification component is a part of local bus component. The same component is also available with 32bit data interface (id32).
  • Main Page About Liberouter Team Mailing list SVN Contacts