Cesnet Liberouter
  • Projects
  • Liberouter
  • Scampi
  • FlowMon
  • NIC
  • NIFIC
  • IDS
  • NetCOPE
  • VHDL design
  • System software
  • Testing
  • Formal verification
  • Netopeer
  • Documents
  • Our hardware
  • Card Availability
  • Our partners
Main page -> VHDL
InfoHW sectionSW sectionAddr spaceInterfaceVersions

Author: Jiri Tobola


Dispatcher II is Dispatcher from Scampi design with some new features added by a cover. There are new FIFO for incoming processed packet headers and FSM, which can according to LUP classification forward packets to Replicator via IOS wires (combo6 - daughter card).
Pictures not supported anymore.
Dispatcher II block structure

Subcomponents:

  • Dispatcher Component
    Based on input control information, the Dispatcher component determines whether the packet from input FIFO component will be forwarded to the output, or discarded. Input control information is composed of two parts: (1) Sampling Record - specifies bit vector of Sampling Cores results; (2) Payload Checker Identifier - specifies the group of strings to be checked in packet payload. If none of Sampling Cores has sampled the packet and PCK Identifier is zero (no payload checking), then the input packet is discarded. Otherwise, the packet is forwarded to the output interface.
  • Main Page About Liberouter Team Mailing list SVN Contacts