Cesnet Liberouter
  • Projects
  • Liberouter
  • Scampi
  • FlowMon
  • NIC
  • NIFIC
  • IDS
  • NetCOPE
  • VHDL design
  • System software
  • Testing
  • Formal verification
  • Netopeer
  • Documents
  • Our hardware
  • Card Availability
  • Our partners
Main page -> VHDL
NIFIC over NetCOPE
InfoHW sectionSW sectionAddr spaceVersions

Structure

SW RXBUF and SW TXBUFs

The key components from software point of view are software buffers:

  • SW RXBUF - packet are stored here, waiting for upload to user
  • SW TXBUFs - using these component packets can be sent to chosen output interfaces.

These components commucates with PowerPC processor, which should be controlled by driver. The communication with driver should be optimized to enable high-speed packet reception and transmition.

Look-Up Processor

The Look-up Processor (LUP) is essential for main NIFIC function - filtering. The packet processing decision is based on user ruleset, which is generated by LUPGEN software tool. This ruleset is loaded to LUP using sw tool.

Other components

There are also some other components, that need software support, either for initializing or statistics retrieving:

  • GMII Input Buffer
  • GMII Output Buffer
  • Unified Headers FIFO



Main Page About Liberouter Team Mailing list SVN Contacts