Cesnet Liberouter
  • Projects
  • Liberouter
  • Scampi
  • FlowMon
  • NIC
  • NIFIC
  • IDS
  • NetCOPE
  • VHDL design
  • System software
  • Testing
  • Formal verification
  • Netopeer
  • Documents
  • Our hardware
  • Card Availability
  • Our partners
Main page -> VHDL
FlowMon monitoring probe project
InfoHW sectionSW sectionAddr space

Author:   Martin Zadnik

The project FlowMon probe (formerly called NetFlow phase 2) is continues effort of improving performance and functionality of NetFlow phase1 probe. The aim of the project is to develop an autonomous network probe which gathers important data about network traffic. Our inspiration was the NetFlow implemented by Cisco. It provides aggregated information about IP flows which could be used to manage current networks, plan new topologies or detect DoS attacks.

Features:

  • Operates at 100MHz
  • Adaptive Input Sampling
  • Sample and Hold
  • Inactive Timeout
  • Active Timeout
  • Anonymization
  • Todo:

  • Use DRAM as flow-cache.
  • Port the FlowMon design to NetCOPE.
  • Bugs:

  • No known bugs.
  • Main Page About Liberouter Team Mailing list SVN Contacts